

SANYO Semiconductors DATA SHEET



Monolithic Linear IC Six-Channel Driver for Optical Disc Drives

Overview

The LA6568 is a six-channel driver for optical disc drives that includes built-in 3.3 V and 5 V regulators.

Functions

- Six power amplifier channels
- Iomax: 700 mA
- Built-in level shifter circuits (for the BTL amplifiers)
- Muting circuit (output on/off control) for one channel
- Built-in 3.3 V power supply (I_Omax = 300 mA)
- Built-in 5 V power supply $(I_0 max = 5 mA)$
- Thermal protection circuit (thermal shutdown circuit)

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit	
Maximum supply voltage	V _{CC} max		14	V	
Maximum output current	I _O max		0.7	А	
Maximum input voltage	VINB max	Each channel for Ch.1 to Ch.6	13	V	
Mute pin voltage	VMUTE		13	V	
		Mounted on a board *1	2.00	10/	
Allowable power dissipation	Pd max	Independent IC	1.20	W	
Operating temperature	Topr		-30 to +85	°C	
Storage temperature	Tstg		-55 to +150	°C	

Note *1: Mounted on a board (76.1 \times 114.3 \times 1.66 mm) Material: glass epoxy

Recommended Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC}		6 to 13	V

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

Electrical Characteristics

(Unless specified otherwise, the conditions are $Ta = 25^{\circ}C$, $S-V_{CC} = P-V_{CC} = 8 V$, VREF = 1.65 V)

Parameter	Symbol	Conditions		Ratings		Unit	
i alameter			min	typ	max	Offic	
[Overall]	-						
No load current drain - outputs on	I _{CC} -ON	All outputs on *1		30	50	mA	
No load current drain - outputs off	I _{CC} -OFF	All outputs off *1		10	20	mA	
VREF input voltage range	VREF-IN		0.5		V _{CC} -1.5	V	
[BTL Amplifier Block]							
Output offset voltage	VOFF	The voltage difference between the output amplifier outputs, for each channel	-50		+50	mV	
Input voltage range	V _{IN}		0		V _{CC}	V	
Output voltage	Vo	The voltage between the V_O+ and V_O– outputs when R_L = 8 Ω *2	4	4.5		V	
Closed circuit voltage gain 1	VG1	The gain between input and output for channels 1, 4, and 5	1.6	2	2.4	Multiplie	
Closed circuit voltage gain 2	VG2	The gain between input and output for channel 2. Input resistance: 11 $\mbox{k}\Omega$	3.5	4	4.5	Multiplie	
Slew rate	ew rate SR Twice the value between each output pair *3			1		V/µs	
Muting on voltage	VMUTE-ON	For each of the muting functions *4			0.5	V	
Muting off voltage VMUTE-OFF For		For each of the muting functions *4	2			V	
[Loading Block]							
Voltage between outputs: F	VOF	V_{IN} = 2 V, V_{IN} = 0 V	2.5	2.9	3.3	V	
Voltage between outputs: R	VOR	V_{IN} + = 0 V, V_{IN} - = 2 V	-3.3	-2.9	-2.5	V	
Output voltage range: F	VOMF	V_{IN} + = 5 V, V_{IN} - = 0	4.5	5.0		V	
Output voltage range: R	VOMR	$V_{IN^+} = 0 V, V_{IN^-} = 5 V$		-5.0	-4.5	V	
Output offset voltage VOFF Potential difference between the		Potential difference between the outputs when braking is applied	-50		+50	mV	
Input current	I-IN	When $V_{IN} = 3.3 V$			500	μΑ	
[3.3 V Regulator Block]							
Output voltage	V _O -REG1	I _O = 100 mA	3.15	3.3	3.45	V	
Line regulation	ΔV-LIN1	When $I_0 = 100$ mA, $V_{CC} = 6$ to 12 V	-100		+100	mV	
Load regulation	∆V-LOAD1	When $I_0 = 0$ to 200 mA	-100		+100	mV	
[5 V Regulator Block]							
Output voltage	V _O -REG2	When I _O = 3 mA	4.75	5	5.25	V	
Line regulation	ΔV-LIN1	When $I_0 = 3 \text{ mA}$, $V_{CC} = 6 \text{ to } 12 \text{ V}$		100		mV	
Load regulation	∆V-LOAD	When I _O = 1 to 3 mA		100		mV	
[0-RESET Block] (Operating for VREF)				•		
High-level reset output voltage	VORH	With a 10 k $\!\Omega$ resistor between V_{CC} and RESET	6.5			V	
Low-level reset output voltage	VORL	With a 10 k $\!\Omega$ resistor between V_{CC} and RESET			0.5	V	
0-RESET threshold voltage	VRT		0.5	0.7	0.9	V	
0-RESET hysteresis	VHYS		50	100	200	mV	

Note *1: The combined current drain for P-V_{CC} and S-V_{CC} with no load


*2: The voltage difference across the load (8 Ω) terminals. With the outputs in the saturated state.


*3: Design target value. Parameters are not tested.

*4: When IN-MUTE is high: output on, when IN-MUTE is low: output off (high-impedance state)

Package Dimensions

unit: mm 3196A






Pin Functions

Pin No.	Symbol	Pin name	Pin description	Equivalent circuit
20 19 12 13	V _{IN} 1 V _{IN} 2 V _{IN} 4 V _{IN} 5	Input	Inputs	VIN O
26 25 28 27 6 5 4 3 2 1 30 29	V ₀ 1+ V ₀ 1- V ₀ 2+ V ₀ 2- V ₀ 4+ V ₀ 5+ V ₀ 5+ V ₀ 5- V ₀ 3+ V ₀ 3- V ₀ 6+ V ₀ 6-	Output	Outputs	OUT
10	IN-MUTE	Mute	Controls the on/off state of the outputs. IN-MUTE high: outputs on IN-MUTE low: outputs off	V _{CC} IN-MUTE S-GND VCC T T T T T T T T T T T T T T T T T T


Continued on next page.

Pin No.	from preceding Symbol	Pin name	Pin description	Equivalent circuit
11	O-RESET	Reset	Open-collector output	
15 14 17 18	V _{IN} 3- V _{IN} 3+ V _{IN} 6- V _{IN} 6+	Input (Loading block)	Inputs	
16	5VREG	5VREG	5 V regulator output	
22	3.3VREG	3.3VREG	3.3 V regulator output	5.46kΩ 8.87KΩ


Block Diagram



Sample Application Circuit



Relationship Between Muting and the P-V_{CC} Power Supply



Note: • Connect both S-V_{CC} and P-V_{CC} to the power supply system externally. • Connect both S-GND and P-GND to the ground system externally.

Muting Functions vs. Outputs and 3.3 V Regulator Operating States

	CH1, 2, 4, 5	CH3, 6	3.3VREG
	(BTL-AMP)	(LOADING)	5VREG
When IN-MUTE is low	OFF	-	OFF
When the thermal shutdown circuit has operated	OFF	OFF	OFF
When VREF has fallen below 0.7 V	OFF	-	-

Note: • A dash (-) indicates no operation for functions to which muting, thermal shutdown, or VREF fall protection apply.

• The IN-MUTE pin applies to the BTL amplifiers (channels 1, 2, 4, and 5) and the 3.3 V and 5 V regulators.

• The VREF fall protection function only applies to the BTL amplifiers.

The muting function applies to the BTL amplifiers (channels 1, 2, 4, and 5) and the 3.3 V and 5 V regulators.

IN-MUTE state	BTL-AMP (CH1, 2, 4, 5)	3.3VREG 5 VREG
Н	0	N
L	OFF	

The VREF fall protection function only applies to the BTL amplifiers.

VREF state	BTL-AMP (CH1, 2, 4, 5)	
VREF > 0.7 (V)	ON	
VREF < 0.7 (V)	OFF	

Loading Block

V _{IN} *+ (FWD)	V _{IN} *- (REV)	Loading output
1	L	Brake
L	Н	Reverse (V _O = $-1.5 \times \text{REV}$) *1
ц	L	Forward ($V_0 = 1.5 \times FWD$) *1
п	Н	$(V_O = 1.5 \times (FWD - REV))$

Note *1: FWD: V_{IN}6+, V_{IN}3+, REV: V_{IN}6-, V_{IN}3-

Note: • In brake mode, the + and - output voltages both go to $V_{CC}/2$.


- The "L" voltage level is any level less than VF (approximately 0.6 V).
- The loading circuit (channels 3 and 6) gain is 3.5 dB (typical).

Reset Function

IN-MUTE	VREF	O-RESET
1	VREF < 0.7 V	L
L	VREF > 0.7 V	L
н	VREF < 0.7 V	L
	VREF > 0.7 V	Н

Note: The O-RESET output is an open-collector output (NPN). The O-RESET low state is when the NPN transistor output is on, and the O-RESET high state is when the NPN transistor output is off.

Relationship Between the BTL Amplifier Inputs and Outputs



- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 2004. Specifications and information herein are subject to change without notice.